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The modern power grid is increasingly being used under operating conditions of
increasing stress, for which it was not designed. The increasing levels of vari-
able sources such as wind and other other renewables also present stability prob-
lems. One of these stability issues is the phenomenon of low frequency, electro-
mechanically induced, inter-area oscillations. Research has been carried out into
the area of wide area oscillation damping to study and damp these inter-area
modes. This thesis implements oscillation damping by modulating the excitation
system input of a FACTS device with a supplementary control signal generated
from Phasor Measurement Unit data. Phasor Measurement Units are becoming
increasingly common and provide remote, real-time access to power system mea-
surement data. This thesis takes an established Phasor-based oscillation damping
method and combines it with modern PMU measurements to produce a hardware
prototype of a real-time oscillation damping control system using remote PMU
signals sent over a communications network. The developed prototype is tested
with various inputs to demonstrate the ﬂexibility and advantages of using wide
area measurements in power system control.
Keywords: Power Oscillation Damping, Phasor POD, cRIO, Real-Time, Phasor
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1 Introduction
As modern power systems grow in size, both in terms of power transfer capacity
and geographic spread, they are increasingly being used for purposes that the power
system was not designed for. Examples of these `new'uses include conditions of
increasing stress such as power trading between countries. These interconnections,
which link synchronous generators, often separated by vast physical distances, cre-
ate conditions where small disturbances can excite oscillations that may or may
not settle. When the generators of one area oscillate at a low frequency (typi-
cally 0.22.5Hz) against the generators of another interconnected, but distinct area,
`inter-area'oscillations may start. These oscillations have been known about since
the earliest days of interconnected, synchronous power systems [1] and the solutions
have ranged from simple control parameter tuning to the worst-case scenario where
the interconnection fails altogether. A famous example of system collapse due to
undamped inter-area oscillations was the August 1996 blackout of the WSCC sys-
tem in the USA [2].
Although the purpose of system interconnection was to increase stability, the
present situation of the power system incorporates renewable energy sources and
power trading corridors, both of which impact system stability. More modern solu-
tions to the problems of inter area and intra oscillations use Power System Stabilizers
(PSS) [3]. While a PSS provides excellent damping to intra area modes with good
local observability, its performance with intra-area modes may not be satisfactory
[5]. A solution to this problem is to use already installed FACTS devices as stabi-
lizers [4]. This can be achieved by an additional control input to the FACTS device
which is only activated when damping behaviour is required. This allows the device
to perform its designed function during periods of normal operation while providing
damping support under stressed operating conditions.
The device needed to generate this additional control signal will need inputs from
several locations in the power network. These inputs can be wired, local analogue
signals or can be signals sent over a communications network from several, remote
locations. The latter provides more data but is dependent on the communication
network for its operation. A Phasor Measurement Unit (PMU) that measures dif-
ferent power system data and transmits this data over a communication network is
a presently available solution for acquiring remote-location power system measure-
ments in real-time.
2Goals
This thesis proposes to develop a Wide Area Power Oscillation Damper (WAPOD)1
prototype using commercially available micro-controller hardware, based entirely
on PMU measurements received over a TCP/IP network. A previously developed
damping algorithm (Phasor Estimation [6]) will be implemented on a general pur-
pose micro-controller and will be run in real time. The inputs to the controller
will come from one or multiple PMU's, each monitoring data at diﬀerent points in
the power system. The power system model used in this thesis is the two-area four
machine model, originally proposed by Klein, Rogers and Kundur [10]. To prove
the real-world applicability of the developed controller, all tests are carried out in
real-time, with conditions such as noise and network transport delay present.
The power system model will be run in real-time, with a 50µs time step. Ampli-
ﬁed, analogue measurements will be sent to the PMU's which will generate a IEEE
C37.118 compliant data stream. The analogue measurement will then be extracted
from these data streams. Once raw phasor data is available (currents, voltages and
their respective angles), diﬀerent variables will be computed. The desired variable
will then be streamed to the controller, over the network, to generate an analogue
damping signal. This damping signal will be reinserted in the network model run-
ning in a real-time target.
Note
The term real-time refers to a process and control system where data is processed
and made available as feedback within a deterministic time-frame. The meaning
of real-time as used in this thesis is similar to that used in the ﬁeld of embedded
systems. Strict deadlines are enforced and the reaction time of the system from
an event to system response is guaranteed and ﬁxed. If the time constraints (or
deadlines) are not met, the controller is deemed to have failed. Network simulations
performed here are done in real-time. Though an actual power network was not
used, the clock on the simulated network runs as fast as a real clock. The controller
designed is thus able to provide feedback control to the power network so as to aﬀect
the network at that time.
Thesis Outline
Chapter 1 deals with the basic ideas used throughout this thesis viz. synchropha-
sors, PMU networks, the SmarTS Lab setup and the National Instruments cRIO
platform.
1Historically, damping stabilizers have been termed WAPOD where the P represents a mea-
surement of active power through the line. Active power here would be used as a controller input
signal. Although this term is not accurate when other quantities are used as control inputs or
feedback signals, the term is used here to maintain consistency with existing literature.
3Chapter 2 examines the origin of power system oscillations, oscillation damp-
ing using FACTS devices and introduced the two area test network, the model used
throughout this thesis as a test network. The process of readying the model for
real-time simulation and the problems faced and their solutions are also covered.
Chapter 3 Covers the software architecture of the controller and the code de-
velopment in LabVIEW. Various problems faced are documented along with their
solutions.
Chapter 4 presents the entire Hardware-In-the-Loop (HIL) test setup together
with the various tests conducted to verify the working of the controller. The con-
troller developed was tested with various input signals derived from PMU measure-
ments and the results are analysed. An analysis of the signal propagation delay is
also presented in brief.
Finally, conclusions are drawn in Chapter 5 together with a short listing of
possible future work.
Note
Since this thesis uses several pieces of software & hardware concurrently (Simulink
r[28], LabVIEWTM, Compact RIO TMhardware, OPAL RT's real-time targets and
simulation software[29], PMU Unwrapping Software etc) the details of all of these
are not covered. Also, the language and style used are not unduly complex or ﬂow-
ery when not required. One aim of this thesis to to communicate the central ideas
concisely and as simply as possible. Speciﬁc technical terms are used and explained
where necessary.
The appendices are not merely extra content but include material essential to
this thesis. They have been separated into appendices merely to maintain continuity
in the main text and also to document all issues faced at various stages of this thesis.
41.1 Introduction to Phasors & Synchrophasors
A sinusoidal, periodic waveform can be be expressed in the time domain as
x(t) = Xmcos(ωt+ φ) (1)
Here, Xm is the peak value of the sinusoid, ω its angular speed and φ it's phase
angle relative to a ﬁxed reference. The phasor representation (polar) at the angular
frequency ω will be [16]:
X =
Xm√
2
ejφ (2)
The phasor representation captures the r.m.s value of the sinusoid and it's phase
angle relative to a reference.
Graphically, Figure 1 shows a comparison between the time domain and phasor
representations of the same sinusoidal quantities.
Figure 1: (L) Time Domain Sinusoid Representation & (R) Equivalent Phasor
Synchrophasors
The IEEE Standard C37.118.1-2011 deﬁnes a synchrophasor as "the value X in
Equation 2 where the instantaneous value of the phase angle φ is calculated relative
to a cosine function, at the nominal system frequency and synchronised to a timing
source such as UTC" [16]. Three phase quantities can be represented by a phasor
for each of the phases with a magnitude and phase angle. The phase angle of
each phase will be calculated relative to the same, ﬁxed reference and will hence
change continuously in time. In a balanced, three-phase system, the relative angles
between the three phase quantities will remain constant at 120 electrical degrees. It
is a common convention to present synchrophasor angle data as a number between
-180 degrees and +180 degrees however representation between 0 and 360 degrees is
also possible [16]. The phase angle measurements wrap around at the ends of these
limits. For the calculation & comparison of the phase angle of diﬀerent quantities,
a precise and reliable value of time, such as from a GPS timing source is a necessity
[16]. The synchronised nature of these measurements allows for real-time network
information to be extracted.
51.2 Introduction to PMU's & Synchrophasor Data
IEEE Standard C37.118.2-2011 deﬁnes a Phasor Measurement Unit as "a device that
produces synchronized phasor, frequency, and rate of change of frequency (ROCOF)
estimates from voltage and/or current signals and a time synchronizing signal." [17]
In other words, a Phasor Measurement Unit (PMU) measures and records in-
stantaneous, time stamped values of current and voltage phasors. GPS signals are
used to time-stamp measurements on each device and to synchronize measurements
between diﬀerent PMU devices. Using the GPS time reference, a PMU can main-
tain an accuracy of 1µs which corresponds to an angular accuracy of 0.018 degrees
for a 50Hz system [18]. In essence, a PMU samples input waveforms, estimates the
synchrophasor equivalents, formats this data in frames according to a synchropha-
sor standard such as IEEE C37.118 and then transmits this formatted data over a
communications network [19]. A simple PMU is shown in Figure 2. Several PMU
measurements can be collected, time aligned and retransmitted by a computer sys-
tem called a Phasor Data Concentrator (PDC).
Figure 2: A Simple PMU
A PMU may be known by another name or, as is increasingly becoming common,
be part of another device such as a protection relay. The PMU may also perform
other functions such as monitoring the status of a circuit breaker[17].
The IEEE C37.118 standard (Parts 1 and 2) for Power System Synchrophasor
6Data is widely adopted and several device manufacturers provide equipment con-
forming to this standard. This section provides a very brief overview of the data
frames deﬁned in this standard. For a more detailed & complete description, the
reader is referred to [17]
1. Data Frame : Transmitted by PMU/PDC. Contains real-time measurement
data in binary
2. Conﬁguration Frame : Transmitted by PMU/PDC. Machine readable, bi-
nary data with data stream processing parameters. Contents have been ex-
panded with successive standards
3. Header Frame : Transmitted by PMU/PDC. Contains information about
scaling, algorithms, ﬁltering etc. ASCII formatted, human readable.
4. Command Frame : Always received by the PMU/PDC. Contains commands
for actions such as turning on or oﬀ transmission, requesting for conﬁguration
frames etc.
It is worth noting that the C37.118.1 standard does not specify either hardware
or software requirements for a PMU. There are no constraints on whether a PMU
is to be a stand-alone device or a part of another device such as a protection relay.
There are also no suggestions or recommendations for algorithms to be used to com-
pute phasors or other parameters such as the rate of change of frequency (ROCOF).
Also, the standard merely speciﬁes a data format for synchrophasor data and not
a transport mechanism. The fact that all the synchrophasor data exchange in this
thesis is done using TCP/IP does not mean that this the only method to transmit
this data. In fact, eﬀorts are ongoing to extend the IEC61850 GOOSE protocol to
be able to transmit C37.118 formatted synchrophasor data (see IEC61850-90-5).
1.3 Synchrophasor Infrastructure
A PMU performs measurements and generates a synchrophasor data stream. The
data from this stream, while useful on its own, can be put to better use when anal-
ysed with data from another PMU [20]. The simplest such `synchrophasor network'
will consist of one PMU streaming data to a Phasor Data Concentrator (PDC) [17].
This is a device that assembles data streams coming from one or more PMU's, per-
forms a function on the data (archiving, conditioning, analysis) and streams the
data to another location or application. A PDC also aligns diﬀerent data streams
using the included GPS timestamps. This is an important function as the network
delay depends on the geographical distance as well as other factors[20]. Using this
analogy in a typical power network, the PMU will be located at the substation level,
measuring network data at diﬀerent locations in the network and the PDC will be lo-
cated at the control or monitoring centre [20]. A typical PMU can produce multiple
streams allowing for one PMU to stream to multiple, redundant PDC's. At a central
7Figure 3: Example Synchrophasor Based Data Network
control level, streams from several PDC's can be assembled. The entire network can
me made more reliable by exploiting the ability of PMU's to stream data to other
PDC's thus allowing the data path to be changed if certain communication chan-
nels fail. An example of this type of synchrophasor data network is shown in Figure 3
PMU and PDC streams can also contain subsets of data or data streams at
slower rates for certain applications. Functions such as archiving can be fed with
streams at the full data rate while monitoring applications can receive a stream at
a slower data rate [20].
A synchrophasor-based monitoring and control system can be constructed using
multiple PMU's. The other components of such a system would be a Phasor Data
Concentrator (PDC) to concentrate these PMU measurements, the monitoring or
control tool and the communications network itself. Besides monitoring and control,
functions typically performed by local devices, such as protection relays, can also
be integrated into such a system. Such a system is not restricted by the physical
locations of measuring or controlling devices and is called a Wide Area Monitoring,
Protection and Control System (WAMPAC) system [20].
A communication network can be built to exchange synchrophasor data between
devices (mainly PDC's) and also to a central processing unit (which triggers control
action or can record data). This introduces a level of redundancy. If the commu-
nication means between a particular device and the central hub becomes damaged
or is broken, its data can be rerouted through other devices. This provides more
ﬂexibility when compared to older communication standards such as SCADA where
devices communicate individually to a central device. This redundancy also serves
8as a data validator. If a state estimator (switch status open or closed) is used, intel-
ligent methods can also be implemented to detect and correct data that is in error.
This is all possible using synchrophasor-based state estimation.
1.4 Introduction to SmarTS Lab
The SmarTS Lab at KTH was set up with the aim of developing wide area moni-
toring, protection and control (WAMPAC) schemes for the power grid. Much of the
infrastructure and activities involve PMU data and the associated communication
and computer systems [21]. The lab is equipped with facilities for real-time (RT)
simulations and also RT Hardware-in-the-loop (HIL) tests. A reduced schematic is
shown in Figure 4
Figure 4: Outline of SmarTS Lab at KTH
The core of the setup is the eMEGASIM Real-time simulator from OPAL RT
[29]. Two `targets' are available, each running a 12-core 3.3Ghz Intel i7 processor
[21]. This allows the running of models created in Matlab/Simulink in real-time.
These simulations can interact with external devices through the simulator's low-
power analogue outputs and inputs or with data streamed over TCP/IP, UDP etc
9[21]. In this thesis, the power system under test is simulated on this platform.
The analogue outputs and their ratings are listed below:
• Analogue Outputs : 32 (+/-16V and +/-10mA)
• Analogue Inputs : 128 (+/-100V and +/-10mA)
The full listing of the simulator's capabilities and interfaces is covered in [21].
Only necessary and relevant details are covered here.
The WAMPAC platform includes a Phasor Data Concentrator (PDC) and its
associated software from Schweitzer Engineering Laboratories (SEL). Other devices
are interfaced with the PDC such as protection relays with embedded PMU func-
tionality, line diﬀerential protection relays (ABB), Compact RIO micro-controllers
(National Instruments) and analogue signal ampliﬁers (Megger)[21]. The hardware
list here is incomplete and other devices are also used such as a GPS receiver, a
relay current and voltage injection kit etc.
1.5 Introduction to LabVIEW & NI cRIO Platform
LabVIEW is an Object Oriented, graphical programming language [33], developed
and maintained by National Instruments [30]. Compared to conventional text based
languages like C or Java, LabVIEW uses graphical programming where icons and
wires are used to represent sections of code and data respectively [33]. LabVIEW
is used in a variety of applications requiring hardware interfaces such as instrument
and control systems, data acquisition etc. Numerous add-on modules exist which
expand the functionality of the base system to other areas [30]. This thesis uses the
Real-Time Module and the LabVIEW FPGA Modules. LabVIEW programs use
the `data-ﬂow' programming concept [33], similar to that used in Simulink where
the execution sequence is determined by when all inputs to a block of code become
available [32]. LabVIEW programs are referred to as VI's (Virtual Instruments)
where each VI has a 'Front Panel' which serves as the user's interface point, allowing
the input of data, display of data and monitoring [32], [30].
The Compact Reconﬁgurable Input Output (cRIO) platform from National In-
struments is a reconﬁgurable, deterministic embedded controller [31]. It features
a user programmable, real time controller along with an embedded Xilinx FPGA
controller. The chassis features standardized slots to which diﬀerent modules can
be connected depending on the functionality desired [31]. Modules such as analogue
and digital voltage outputs, analogue current inputs, GPS receivers, accelerome-
ters, relays etc are readily available. Depending on the model selected, the chassis
can accommodate from 4 to 16 expansion modules. On both models of the cRIO
used in this thesis, the FPGA runs at 400MHz allowing for a time step as small as
25ns. This means that the outputs of the device can be updated as fast as every 25ns.
10
The essential characteristic of real-time systems is that they are capable of re-
sponding to external events in real-time. This means that they can analyse and
respond to an external event while it in progress. The term 'jitter' is used to de-
scribe how much a given section of code deviates from its allowed execution time.
Typically, jitter is low for a real-time device [33] as the time taken for code to exe-
cute is critical. Commercial, desktop computer operating systems such as Windows
do not execute code in real-time as the code execution time is dependent on several
external factors and can vary.
The NI cRIO platform also includes an embedded FPGA controller. An FPGA
has a large number of unconnected logic gates that can be reconﬁgured (reconnected)
depending on the functionality desired [33]. Code execution on an FPGA is truly
parallel as diﬀerent sections of code execute on diﬀerent hardware locations. Addi-
tionally, all the FPGA hardware is deterministic meaning that code execution speed
remains constant. This said, an FPGA is not suited for all types of computation
tasks but is more useful for repetitive tasks that would otherwise be processor-
intensive [33]. The LabVIEW FPGA module provides a subset of the full set of
LabVIEW tools that are tailor made for execution on the limited resources of an
FPGA [33]. LabVIEW allows for rapid development of FPGA applications as the
user does not require knowledge of low-level languages such as VHDL.
A total of three cRIO's were used in this thesis, two function as Phasor Measure-
ment Units and one on which the damping control system was implemented. Each
cRIO chassis also had modules connected for the input and output interfaces. The
hardware details are presented in brief below. For a full listing see the references
after each description.
1. cRIO to Run POD Algorithm
• cRIO (Compact Reconﬁgurable Input Output) Controller 90812
• 1.06 GHz dual-core Intel Celeron processor (RT)
• Spartan-6 LX45 FPGA
• 25ns FPGA execution rate (fastest possible)
• NI 9264 Analogue Voltage Output Module
 16 channel analogue voltage out, 10mV accuracy
2. cRIO to Run NI PMU Software
• cRIO (Compact Reconﬁgurable Input Output) Controller 90763
• 400MHz RT CPU
• Spartan-6 LX45 FPGA
2http://sine.ni.com/nips/cds/view/p/lang/en/nid/210000
3http://sine.ni.com/nips/cds/view/p/lang/en/nid/209758
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• 25ns FPGA execution rate (fastest possible)
• NI 9225 4 Channel Analogue Voltage Input
 50 kS/s/ch simultaneous inputs
 Built-in anti alias ﬁlters
 300 Vrms measurement range
• NI 9227 4 Channel Analogue Current Input
 5 Arms measurement (14 A peak)
 50 kS/s/ch simultaneous inputs
 Built-in anti alias ﬁlters
For detailed speciﬁcations and operating instructions refer to the operating man-
uals, linked in [35], for the cRIO9076 and in [34] for the cRIO9081.
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2 Background
Introduction
This chapter provides an outline of the various components of this thesis. Several
ideas are covered, but none in great detail. For a detailed treatment of each of these
topics, the reader is pointed to the appropriate references in each section.
2.1 Origin of Power System Oscillations
Synchronous power generators produce electric power at a ﬁxed frequency. The
frequency can be raised or lowered by a small amount depending on the variations
in the connected load. If a sudden increase in load occurs, the turbine controller
may not be able to respond fast enough and increase the turbine power. In this
case, some energy is taken from the kinetic energy of the generator-turbine system
and is converted into power. This will reduce the rotational speed and consequently
the electric frequency [1]. When groups of generators are operated together (syn-
chronously) in a large power system, the response of each of them to load changes
will not be the same. Some may slow down more than others. This causes groups of
generators to oscillate against one another or for some generators to oscillate against
the rest of the system. These small oscillations, if undamped or under-damped, can
cause a loss of synchronisation of several machines that can lead to a failure of the
power system.
Inter-Area Modes
Oscillations in a power system can broadly be divided into two types:
1. Local oscillations (or modes) : 1-3Hz
2. Wide Area oscillations (or modes) : 0.1-1Hz
Oscillations are primarily caused by electromechanical oscillations of the gener-
ator rotors which are poorly damped [11]. These oscillations can be due to faults or
sudden load changes. The eﬀect of a fault can be diﬀerent depending on the distance
of a generator to a fault. Generators close to the fault will see greater power swings
that those further away. This diﬀerence results in groups of generators swinging
against each other, giving rise to wide area oscillations. The natural frequency and
damping of these oscillations depends on the power transfer between two areas, the
aggregated inertia of each group of generators and also on the impedance of the
connecting tie lines [12].
The tendency of generators to oscillate can be explained using a P-δ curve [10].
When a load change or fault occurs, the generators operating point is disturbed from
the steady state, where the electrical power matches the mechanical power. Due to
this change, a new steady state operating point will have to be established. In mov-
ing to a new operating point, an imbalance will be created between the mechanical
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Figure 5: P-δ Curve Showing Origin of Power Oscillations
and electrical powers. This will give rise to an accelerating or decelerating torque.
These torques are poorly damped and will lead to low frequency oscillations about
the new operating point. This is shown in Figure 5. Sets of generators will then
oscillate against each other, giving rise to local modes. A similar reasoning follows
for the oscillations between interconnected groups of generators, which gives rise to
inter-area oscillations.
Inter-area oscillations tend to cause large power swings between areas but have
rarely led to complete system failures. The usual result is a single power system
becoming separated into two or more areas, which is known as islanding. This has
occurred in several cases such as the in the Southern Brazil network and between
the Detroit-Edison and Hydro-Quebec networks, both in the 80's [1]
2.2 Controller Topology Selection
Before testing or implementing a hardware based controller, a model for the architec-
ture topology will have to be selected. This architecture will need to meet real-time
constraints. Issues such as the computational requirements have to be considered.
Two major methods have been used to date to design stabilisers:
1. Model Linearization
2. Phasor Based Design
Model Linearisation
Traditional controllers for FACTS devices depend on accurate systems models at the
operating condition. In the case of large and interconnected systems, data about
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all parts of the systems may not always be available. Large systems also tend to be
dynamic and change their topology often. POD design is based on small signal and
linear analysis techniques. For example, the residue method which is based on these
linear techniques requires a linear model of the system. These types of models are
diﬃcult to derive accurately for large and inter connected power systems [13]. Lin-
earised models are also only valid for small deviations from the linearisation point
(see Figure 6).
Figure 6: Region of Validity of Linearised Model
Linear model based controllers work by manipulating the eigenvalues of the sys-
tem state matrix. Eigenvalues with a negative complex part (in the s-plane) indicate
a stable system behaviour. For certain modes, the eigenvalue may lie in the right
half of the s-plane, indicating a poorly damped and potentially unstable response.
These controllers will attempt to compensate the system so that all eigenvalues are
in the left half of the s-plane, resulting in a stable system.
The state matrix of the system is commonly derived from a linear model of the
system. Further, a system model is linearised for a given system conﬁguration. This
refers to a particular state for each system component such as circuit breakers or
transformer tap changers. Any change in this conﬁguration, for example a recon-
ﬁguration caused due to fault clearing, will also change the model or the operating
point. This new conﬁguration will then have to be linearised again. Linearising
models of complex systems is computationally intensive. This cannot be performed
in real-time, given the limited resources available.
Phasor Based Design
Some of the problems of the model linearisation approach are addressed by phasor
based oscillation damping algorithms. These work by extracting the oscillatory part
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of a phasor.
The measured signal can be represented as a space-phasor:
(t) = savg +Re
{→
s ph · ejwt
}
[14] (3)
This presents an average value and the associated oscillatory part, in a station-
ary reference frame. The oscillating part can then be used to generate a control
signal for the FACTS (or other controllable device) using a control algorithm. This
method is independent of the system state or conﬁguration and is not computation-
ally intensive. Controllers based on this approach also incorporate a degree of error
checking and phasor estimation.
One of the reasons why this design has not been widely adopted is the fact that
such controllers tend to be highly non-linear and complex [14]. This makes mod-
elling them in system stability analysis studies diﬃcult as commonly used tools in
power system simulation are unﬁt for modelling such controls [23].
2.3 Oscillation Damping using FACTS Devices
Flexible AC Transmission Systems (FACTS) incorporate several static devices for
reactive power and hence voltage control such as a TSR4, SVC5, TCSC etc. Such de-
vices may be installed for diﬀerent purposes (e.g. improving a line's voltage proﬁle)
but can also be put to use for oscillation damping [8]. This thesis has implemented
a model of an SVC hence in the rest of this section, the term SVC will be used.
However, this is can be equally applicable to any other FACTS device.
Typically, a device such as an SVC will have a local controller designed to mon-
itor and control a system variable such as voltage. To achieve this control, the SVC
absorbs or generates reactive power [7]. The SVC essentially consists of a TCR and
a TSC 6. A TSC is a bank of capacitors that can be connected or disconnected from
the system in steps. The capacitors in an SVC supply reactive power to the network
while the inductors (TSR) absorb reactive power. The thyristor ﬁring angles can
be changed depending on the amount of reactive power required by the network [7].
Changing the amount of reactive power in the network is the fundamental damping
action of these devices. A supplementary control signal can be added to the SVC to
achieve this damping action but care must be taken that it does not interfere with
the device's normal operation [8].
With power system oscillation damping in mind, several other factors also come
into play such as the location of the damping device (in this case, the SVC) and
4Thyristor-Switched Reactor
5Static VAR Compensator
6Thyristor Switched Capacitor
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Figure 7: Separating a Signal (L) into oscillating and average parts (R)
the input signal selected [8] to generate the supplementary damping signal. Chow
and Larsen list in [8] possible inputs signals along with their related considerations.
Among the signals examined in [8] frequency has not been examined in this thesis
however, the voltage angle which has been used, is related to frequency.
2.4 Phasor POD
The phasor based damping algorithm was originally proposed by Lennart Ängquist
and Carlos Gama [6]. It works by separating the input signal (power, as described
in [6]) into an oscillating component and an average valued component (see equation
3 and Figure 7). It takes advantage of the fact that the oscillation frequency for a
given network conﬁguration is usually known. Using this known frequency value, a
co-ordinate system, rotating at this known frequency, is set up where the oscillating
component is continuously extracted as a phasor [6]. In steady state, when the oscil-
lation magnitude is zero, the extracted phasor will also have zero magnitude. In the
event of a disturbance such as the loss of a generator or a fault, oscillations begin
and the magnitude of the extracted phasor also increases. The method described in
[6] then uses this extracted phasor data to generate a damping signal for a FACTS
device such as a TCSC 7 simply by adding a phase shift. The phase correction will
serve to bring the damping signal into phase-opposition with the original signal.
This method also incorporates a phase correction factor into the output signal
to provide an arbitrary phase correction [6]. This is exploited in this thesis to allow
the Phasor POD algorithm to work with diﬀerent input signals.
2.5 Wide Area v/s Local Controllers
Traditionally, power system oscillation damping has been achieved through locally
available signals using local controllers such as a PSS [5]. With the development
of more modern communication networks and control algorithms, the reasons for
preferring local signals as mentioned in [8] (communication delays and communica-
tion network reliability) become less of an impediment to adopt wide-area signals as
7Thyristor Controlled Series Capacitor
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the preferred choice. A brief set of advantages of wide-area controllers is presented
below [4] - [10].
1. Better Observability of Inter-area modes
2. Ability to provide damping signals to several points on the network
3. More input signals (number, type) available to the controller, increasing damp-
ing eﬀectiveness and redundancy
4. Best observation point for a particular mode and best control point are often
not the same
2.6 Two Area Test Network
A test model was selected with the aim of observing inter-area oscillations. This
model was the Two-Area Four-Machine model, originally developed by Klein, Rogers
and Kundur [10] (Figure 8). The model was selected as a study model because it
includes both inter- and intra-area modes. The model essentially consists of two,
distinct generations areas connected by a weak, heavily loaded line (double circuit).
The two areas are identical in all respects except for the generator inertias. For
detailed parameter listings see Appendix B. This model is similar to the one in [10]
Figure 8: Single Line Diagram of Two Area Four-machine test system
Both machines in Area 1 have an inertia constant of 6.5s while both machines in
Area 2 have an inertia constant of 6.175s. This diﬀerence is, in part, what will give
rise to inter area oscillations in the event of a system disturbance such as a fault.
The inertias inﬂuence the rate at which generator angular velocities, and hence fre-
quencies, change when subjected to disturbances. This diﬀerence in response speed
between two or more generators is one of the reasons for oscillations. Local loads
are dispatched in both areas such that there is a net power ﬂow of 413MW from
Area 1 to Area 2. The Simulink Model used in this thesis is based on the model de-
veloped for PSS performance studies by Kamwa [15]. This can be accessed on most
Matlab versions (with access to SimPower Systems) simply by typing power_PSS
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at the command line.
An analysis of the oscillation modes of this simple model reveals that three modes
are prominent:
• Local Mode: Area 1 : Both Machines against each other : 1.12Hz
• Local Mode: Area 2 : Both Machines against each other : 1.16Hz
• Inter-Area Mode: Area 1 Machines against Area 2 Machines : 0.64Hz
This system is inherently unstable and will rapidly collapse if no stabilizing ele-
ments are included. The original SIMULINK model was developed to study Power
System Stabilizer (PSS) perfornamce and includes a PSS at each of the generators.
With this additional stabilization, the system can be made stable.
2.7 Model Preparation for Simulation
The Simulink model is conﬁgured to use a continuous, 60Hz phasor solver. In order
to prepare the model for simulation on the OPAL RT platform, the model will have
to be converted to 50Hz, discretized and simulated at a ﬁxed step rate of 50µs. This
is fairly straightforward and consists of replacing the phasor measurement blocks
with discrete versions as shown in Figure 9. The system frequency also needs to be
changed in the simulation parameters and also in all the ﬁlter and line elements.
The simulation did not envisage a system with circuit breakers and hence these were
discarded from the ﬁnal model.
Figure 9: Illustration of phasor to discrete model conversion
The only major problem encountered was the initialization of the generators
when using the discrete models. With the default settings, numerical oscillations
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were produced each time the model was initialized and prevented the simulation
from running. The solution to this is documented in the MATLAB help-ﬁles and
consists of adding a parasitic resistive load of about 2.5% of the nominal machine
power when using a 25µs time step. The machine ratings in this case are 900MVA
and the parasitic load come out to 22.5MW for each machine, considering a 50µs
step size. For both machines in each area, this is 45MW. This amount of load is
subtracted from the local loads in each of the areas to keep the power ﬂow solution
consistent.
Subsystem Grouping
A Simulink model has to be grouped into distinct subsystems before it can be run
on the eMEGASIM simulator. Every model must have a 'Master' subsystem which
contains the computational sections of the model [22]. Other 'Slave' subsystems can
also be used to group additional computational elements of the model. While ev-
ery model must have one and only one 'Master' subsystem, 'Slave' subsystems can
number from none to several depending on the computation complexity involved
[22]. Each subsystem is assigned to one processor core on the real-time simulator.
A 'Console' subsystem can also be included for interaction with the running model
or for monitoring signals [24].
The two-area test case used in this thesis was grouped according to this phi-
losophy, with one master subsystem that included the Area-1 elements, two slave
subsystems that included Area-2 elements in one and a measuring and monitoring
subsystem for line parameters. The measurement and monitoring slave subsystem
also included the SVC and hardware interface blocks which are described later in
this thesis. This basic outline is shown in Figure 10. Both Slave subsystems are
shown in grey while the Master subsystem is shown in green.
The model was conﬁgured to execute at a time-step size of 50µs. This meant
that all computations, writing to output values and reading input values would have
to be completed in this 50µs interval. This was also the motivation behind grouping
the two areas into two distinct subsystems as each subsystem would be assigned to
a diﬀerent logical core on the processor.
Additional Elements
Since this model was needed to test the performance of a hardware based controller,
besides grouping the model into sybsystems, additional elements were necessary.
The most important would be the Static VAR Compensator (SVC) and it's asso-
ciated control system. Additionally, the POD algorithm implemented in hardware
needed to be interfaced with the model implemented in Simulink for the purposes
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Figure 10: Two-Area System Regrouped for Real-Time Simulation
of comparison.
Figure 11: Two Area Model with SVC & POD
The SVC model included was an average value model (identical to that used in
[7]) with a PID controller. The location for this SVC is at the mid-point of the line
connecting the two areas. This is the point where voltage swings will be the greatest
and also where the SVC can be most eﬀective and damping power swings [8]. The
Phasor POD model was developed by M.S. Almas and L.Vanfretti [7] as a Simulink
model (see Page 16) with associated MATLAB script ﬁles.
The POD takes a particular input and generates a damping signal based on the
Phasor POD algorithm. This damping signal is scaled, suitably phase shifted (de-
pending on the input) and then incorporated into the control system of the SVC
as an additional damping signal. With this implementation, the SVC functions as
expected during normal system operation. At such times, the supplementary signal
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generated by the POD is close to zero. Once oscillations start and damping is re-
quired, the supplementary signal generated by the POD grows in magnitude.
2.8 Hardware Interfacing
The Simulink model running in the real-time simulator needs to be interfaced with
hardware elements. To do this, data was collected from diﬀerent locations of the
model and interfaced with the simulators analogue outputs. In this thesis, three-
phase voltage and current data variables were interfaced. These were measured from
the ends of each area, just before the transmission lines. These points are indicated
in red in Figure 12.
Figure 12: Hardware Interface of Simulink Model Showing Measurement Points
Figure 12 also shows the hardware interface point for the input damping signal.
Essentially, this system replaces an entire section of the SIMULINK model with a
hardware model that is interfaced through analogue signals. Since the SIMULINK
model accepts discrete values, A/D8 and D/A9 conversion is performed at the inputs
and outputs of the simulator respectively.
8Analogue to Digital
9Digital to Analogue
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3 Code Development
This chapter covers the development and testing of the various components of the
controller software in LabVIEW for implementation on the compact RIO (cRIO)
platform. Aspects of the development process for the FPGA sections and the
Real-Time sections are presented. No software development process is ever lin-
ear, straightforward or bug-free and neither was this. While the ﬁnal code took
several iterations, numerous trials, failure after failure and hours of waiting (while
code compiled) much of these are not covered here. This section only focuses on the
ﬁnal, working code, it's development and working.
3.1 POD Algorithm Conversion
The purpose of this hardware controller was to replicate the behaviour and func-
tion of an Oscillation Damper previously implemented in SIMULINK. The basic
outline of this algorithm is shown in Figure 13. Figure 13 shows two parallel POD
implementations, both of which are identical. Each POD accepts inputs such as the
search frequency, ωcs1, the sampling time Ts, the phase correction alpha and the
signal gain elements at the end. Each POD has a ramp integrator section followed
by a Recursive Least Squares based Phasor estimator. The function blocks at the
end implement a co-ordinate transformation. For complete details of the algorithm
and its working, the reader is referred to [6].
Figure 13: POD Implementation in SIMULINK
This functionality was selected for replication on the FPGA. The implementation
of the POD algorithm on the FPGA followed the SIMULINK interpretation exactly.
A section of the POD code is shown in Figure 14. The `Control Conﬁguration' block
is used to pass parameters to the POD algorithm, equivalent to the Simulink version.
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Figure 14: POD Implementation in LabVIEW
3.2 Controller Hardware Outline
Details of the hardware used in this thesis are documented on Page 10 but are re-
peated here for continuity within this chapter.
The cRIO platform from National Instruments is a reconﬁgurable controller with
an embedded FPGA and has reconﬁgurable modules within a robust chassis. The
core of the controller is a real-time controller that can be programmed using Lab-
VIEW. The cRIO used here was conﬁgured with an analogue voltage output module.
The POD algorithm runs on the embedded FPGA which is interfaced to the ana-
logue voltage output module. The real-time controller functions as an interface
between the workstation computer and the FPGA. It (the RT controller) receives
input data and conﬁguration parameters from the workstation computer in a Lab-
VIEW interface and sends these to the POD algorithm on the FPGA. It also logs
data produced by the FPGA algorithm along with any errors.
For the Phasor Oscillation Damping (POD) Algorithm, the cRIO9081 [34] was
chosen. This has a Spartan 6 LX75 FPGA. After initial testing on the cRIO9076
[35] (identical FPGA model, lower resources), it was determined that more FPGA
resources were needed for the POD algorithm. Although the code can be optimised
to run on the cRIO9076, further development will be limited due to the constraint
on the FPGA resources.
Note
Section 2.7 on Page 18 covers the code development process in Simulink. However,
since a starting model was available [7] and the model only had to be `made com-
patible' for real-time simulation, this process is not covered in detail. If needed, a
basic guide that covers the essentials can be found at [22]. The actual process of
readying the model for simulation had several more steps than covered in Section
2.7 but these are omitted from this thesis for the sake of brevity.
24
Also, this sections makes frequent reference to terminology speciﬁc to the Lab-
VIEW environment [30] such as Virtual Instruments (VI's), shared variables, and
the diﬀerent components of the NI cRIO platform. For more details, the reader is
referred to the online documentation of these, available on the National Instruments
website [30].
3.3 Architecture Outline
The prime aim of this design was modularity. If a certain section of code was re-
quired to be changed, the process of change should be as simple as replacing the
section of code with another. With this in mind, the schematic in Figure 15 was
prepared. This shows an independent, network connected POD. However, since no
PMU data-extraction software was capable of running independently on the RT con-
troller, an alternate design for development was chosen. This software (identical to
that used in [9]) would run on a workstation computer, extract data from the PMU
stream and send this extracted data to a LabVIEW program running on the same
computer [9]. Besides this diﬀerence, the only other modiﬁcation made was that a
local control function is not implemented on the cRIO alongside the POD function.
A local control function such as a PSS (Power System Stabiliser) was implemented
and tested but those results are not presented here. In practice, this could be im-
plemented alongside the POD function on the same device but additional FPGA
resources will be required.
The code design implemented here achieves this aim of modularity in several
ways. The POD algorithm is independent of other sections of code. The only pa-
rameter required here is periodic data input. The controller damping parameters
have default values and can be updated when required. The Real-time(RT) section
of the code in this thesis serves as an interface between the workstation computer
running the application interface and the POD algorithm running on the FPGA.
Since this section of the controller has a network interface, the eventual aim is to
unwrap a PMU stream on the controller thus removing the need for an additional
computer for this purpose. Also, various other functions such as parameter setting
and input signal selection can be automated and performed independently on the
controller itself. The RT and FPGA controller can then function as an autonomous
damping unit, with manual intervention used when needed.
Note
The architecture shown in Figure 15 was the initial, fully independent design goal.
Not all aims of this design were met and several changes were made. The architecture
implemented on the controller diﬀers signiﬁcantly from this initial design. For a
detailed description of the initial architecture, together with justiﬁcations for design
choices and revisions, see Appendix D.
••
•
μ
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Figure 16: LabVIEW Project Browser
section is ﬂexible and can incorporate parallel POD algorithms, each responding
to a diﬀerent oscillation frequency. The limiting factor here is that the FPGA
resources are ﬁnite. The POD algorithm was implemented on the FPGA as it is
computationally intensive but concurrent, a task that the FPGA is ideally suited
for. This would free up the RT controller to handle other tasks such as network
communication and data logging.
3.4.2 Real Time VI
The Real Time (RT) VI runs on the Real-time processor of the cRIO. It provides
an interface between the FPGA and the workstation computer. This VI handles
user input and network communication between the FPGA and the user. This VI
performs functions such as passing parameter values to the FPGA, monitoring the
inputs to and the outputs from the FPGA algorithm, transferring these values to
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3.4.3 UI Main VI
This VI runs on the workstation computer and acts as the user interface for the RT
controller. It accepts user inputs for the various controller parameters and sends
them over the network to the RT controller. Also, it allows for monitoring of the
inputs and outputs of the FPGA. In this thesis, this VI performs another essential
function. The PMU streams are unwrapped to extract the current and voltage pha-
sors. To achieve this, special software is used. In this case, Statnett's Synchrophasor
Software Development Kit (S3DK) was used to unwrap the PMU streams and ex-
tract phasor data [9]. This allowed for data to be extracted and used directly in the
LabVIEW environment. Since the PMU data rate was 50 messages a second, new
data was available every 20ms. The loop rate used by the S3DK was hence 20ms.
The selection of a input for the controller and the computation are performed in this
VI. For example, if active power is to be used as a POD input, voltage and current
values must be multiplied to obtain the active power. If the voltage angle diﬀerence
is to be used as an input, the required calculations are performed in this VI.
Once data was extracted from the PMU stream and the required computations
were performed, this data was sent to the POD (on the cRIO) over the network.
To achieve this, LabVIEW provides a functionality called a Shared Variable [27].
A shared variable can be used to exchange data between LabVIEW applications
running on diﬀerent machines. In this case, both the cRIO and the workstation
computer are connected to the same network and so exchanging data using a shared
variable is straightforward. This is similar to a variable in any other programming
language except that the value of the variable is published to the network and can
be read to or written from diﬀerent locations. This process adds delay and non-
determinism to the design.
3.4.4 cRIO Deployed as PMU
Two cRIO's were deployed as Phasor Measurement Units (PMU's) to receive three-
phase analogue current and voltage measurements and to generate a synchrophasor
data stream. For this, two identical cRIO9076 controllers (hardware details on Page
10) were used. National Instruments provides PMU software11 for the FPGA and
the RT controllers. This includes a web interface from where the user can conﬁgure
various parameters such as the data rate and the instrument transformer ratios. For
this case, the data rate selected was 50 messages a second, or one message every
20ms. This meant that the input voltage and current values were reported every
20ms. The reporting rate was not a constraint to observing the inter-area oscillation
as the frequency was 0.64Hz, which could easily be observed at a reporting rate of
50s/s. The two PMU streams were sent to a Phasor Data Concentrator, to be com-
bined into a single stream. This single output stream from the PDC was conﬁgured
to include data from both PMU's. The PDC also logged the input data that the
PMU's generated.
11http://sine.ni.com/nips/cds/view/p/lang/en/nid/211676
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3.5 Implementation Challenges
The development of this controller architecture and the associated code was not
without several challenges. While several problems were faced, only the most im-
portant are covered here along with the solutions.
3.5.1 Necessity of Workstation Computer
The architecture chosen was designed to be `headless'. This means that the con-
troller software running on the cRIO should be able to function independently. The
workstation computer is only required to monitor the controller's performance, log
data and to take manual control if required. Ideally, the RT controller should be able
to connect to a PMU/PDC stream, unwrap and extract the phasor data and per-
form the required computations to obtain the desired data. Presently, the software
required to do this on the RT controller is not available. The RT controller has the
needed resources to perform the computations required in the selected 20ms cycle
time. However, since the software required to unwrap the PMU/PDC data stream
is presently only able to run on a desktop computer, the workstation computer is a
necessity.
3.5.2 Diﬀerent Loop Rates
This was one of the most signiﬁcant challenges in the development of this controller.
As mentioned in previous sections, each component of the simulation and the con-
troller ran at a diﬀerent loop rate. These are summarised in Table 1.
Element Loop Rate Mode
OPAL RT Simulator 50µs Real Time
cRIO PMU 20msec Real Time
Workstation Computer 20msec Not Real Time
POD RT 20msec Real Time
POD FPGA 50µs Real Time
Table 1: Comparison of Loop Rates of Diﬀerent Components
Note that the section running on the workstation computer, the software to ex-
tract phasor data from the PMU stream, does not run in real-time. This introduces
a variable source of delay in the control loop. The FPGA is run at the same rate as
the OPAL RT simulator so that data is always available at the input of the simulator.
These diﬀerent loop rates presented a problem to the execution of the code. The
FPGA would expect data every 50µs or 2000 samples per second. The PMU's were
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not capable of such a high data rate as they were limited to a maximum of 50 sam-
ples per second. An additional limitation was that the fastest speed at which the RT
section of the POD controller (on the cRIO) could execute was 1ms. One solution
to this problem would be to upsample the data from 50 samples per second to 2000
samples per second required for the FPGA. This would have to be performed on
the RT controller. A FIFO12 buﬀer would have to be used to buﬀer the data gen-
erated by the up-sampling as it was gradually consumed by the FPGA. The major
problem with this method was that the up-sampling process on the RT controller is
computationally intensive and would not run at the required 20ms loop rate.
The alternative solution would be to implement a sample and hold algorithm
on the FPGA. As data was extracted every 20ms, the RT controller would receive
this data and send it to the FPGA. This value would then be held constant till
the next data point arrives. This was implemented in a very simple way, using a
temporary variable. The shared variable used to stream data from the workstation
computer to the RT controller has an important limitation that it implements an
internal FIFO buﬀer. This is implemented to account for TCP transport delays
and lost packets [27]. As a consequence of this, data that is written to this shared
variable can only be read once. Subsequent reads will either return invalid values
or zeros. To overcome this, the value read from the shared variable was stored in a
local variable on the RT controller. This functions similar to a variable in languages
such as C and C++ in that reading the variable repeatedly will produce the same
value each time. This continues until a new value is assigned to the variable.
This implementation resulted in the real-time simulation and the hardware con-
troller running at the same time step. The only diﬀerence between the performance
of simulated POD (in Simulink) and that running on the cRIO was the data reso-
lution of their inputs. The simulated POD received new data every 50µs while the
cRIO-based POD received data every 20ms.
3.5.3 Analogue Limits
The original POD (Phasor Oscillation Damper) algorithm was developed and sim-
ulated in an ideal, noise-free environment with zero delay. More importantly, no
limits are imposed on the magnitude of either the controller's inputs or outputs
when it is simulated. In contrast, a hardware-based implementation that uses ana-
logue signals faces several challenges, the most signiﬁcant of which is the analogue
signal magnitude limits.
Consider the analogue outputs of the OPAL RT simulator listed on Page 9. These
are low level outputs and can be directly connected to the PMU inputs. However,
the inputs modules of the PMU's are rated for 0-300V and a 0-16V analogue signal
will not use a signiﬁcant portion of this range. Additionally, a signal of such a small
12First In First Out
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magnitude will also be contaminated by noise and will consequently have a poor
Signal to Noise ratio. A similar argument can be made for the current outputs.
The output of the simulated POD can vary over several orders of magnitude,
ranging from 105 at times of peak damping to as small as 10−3 once the oscillation
magnitude has become small. It is not possible to recreate analogue signals with
such vast ranges. The voltage output module used with the cRIO here had a 24-bit
resolution and was limited to 10V in magnitude. Any values generated by the POD
algorithm that were greater in magnitude that 10V would cause output saturation.
All these issues meant that signal magnitudes had to be ampliﬁed in certain cases to
use the full measurement ranges or had to be limited in other cases, so as to capture
variations without saturation.
3.5.4 FPGA Accuracy and Data Formats
While the FPGA is a fast, deterministic and reliable computational device, it brings
with it a set of limitations. Most of these arise from the fact that an FPGA has no
operating system as such and all circuit logic is directly implemented in hardware.
All computation is performed at the bit level and hence can become very complex.
This limits the amount and complexity of computations that can be performed with
the FPGA. Functions such as division or multiplication consume signiﬁcant space
on the FPGA[33] as do arrays and large amounts of data. The FPGA also imple-
ments a unique numeric representation called Fixed Point[30]. Here, the number of
bits assigned to represent the integer and fractional part of a number is ﬁxed before
code execution[33]. For example, if four bits are used to represent the integer part
of a number, then the maximum binary number that can be represented is [1111] or
15 in decimal. This representation stores integer numbers as bits corresponding to
increasing powers of 2, identical to binary. The same logic is used to represent the
fractional part of numbers, however decreasing powers of 2 are used. Typical ﬂoating
point calculations, although possible, consume signiﬁcant space on the FPGA and
are typically slower than corresponding ﬁxed-point calculations[33]. Trigonometric
functions such as a sine or cosine can be implemented using speciﬁcally designed
code that takes several clock cycles to execute. A trade-oﬀ has to be made between
code execution speed and accuracy.
The Phasor POD algorithm implemented in this thesis uses ﬂoating point calcu-
lations, multiplication, division operations and trigonometric operations. Due to the
FPGA design, not all these calculations are performed in the same data format. The
FPGA-speciﬁc data format, the Fixed Point representation (see above), is used to
optimise complex computations such as those required in trigonometric and Fourier
functions. The drawback of this representation is that a trade-oﬀ must be made
between accuracy and the range of values that can be represented. Keeping in mind
the fact that the input values to the POD algorithm are not necessarily limited in
magnitude, the POD algorithm is implemented using Floating-point numbers. Cer-
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tain functions used in the algorithm, in particular the trigonometric functions, use
FPGA-optimised code and require input and output in the ﬁxed-point representa-
tion. Conversion between these two formats (Fixed and Floating point) sometimes
results in errors. The ﬂoating-point format includes a representation for calcula-
tions that result in inﬁnite values or complex valued results, called NaN (Not a
Number)[33]. This representation is not available in the ﬁxed-point format and
conversion results in errors. The most common result is that a conversion from a
ﬂoating-point NaN results in a ﬁxed-point number where all the bits are 1. This
produces a ﬁnite number and is incorrect.
A further constraint is the requirement that the each iteration of the POD al-
gorithm must complete within 50µs. This limited the accuracy of the trigonometric
functions used. Due to all these factors and the limited FPGA resources, only a sin-
gle POD algorithm could be implemented on the FPGA instead of the two parallel
implementations.
3.5.5 Signal Delay
It was mentioned in previous sections that the FPGA algorithm was set to run at
an interval of 50µs. While this is identical to the Real-Time simulator step size,
this also represents a delay between the FPGA receiving data and producing an
output. In this case, the delay remained constant at 50µs. Each stage of the process
represents a delay which when combined amounted to a signiﬁcant value. Compared
to the simulated POD which receives data directly from other SIMULINK blocks,
the cRIO-based POD's data must go through PMU's, a PDC, the TCP network, an
unwrapping software and sections of LabVIEW code before it is ﬁnally received at
the input of the FPGA. This total delay is a signiﬁcant factor to be considered when
implementing a control system as it limits the damping that this system can achieve.
3.5.6 FPGA Code Optimisation
The FPGA on the cRIO has limited resources available for computation. Optimis-
ing code for space and speed were two important goals during this implementation.
The Phasor POD algorithm, as implemented in SIMULINK, allows for code to be
grouped into `sub systems'. LabVIEW implements a similar functionality as sec-
tions of code that are used often can be grouped into `Sub VI's'. This concept is
similar to the concept of a function in other programming languages. Passing pa-
rameters to a SubVI (function) is optional as is the SubVI (function) returning a
value. With the aim of modularity in mind, sections of the POD algorithm were
grouped into SubVI's, such as the RLS (Recursive Least Squares) phase estimator
and the co-ordinate transformation function (αβ to dq). This modular code design
would allow these functions to be reused if multiple, parallel POD algorithms are
included in the future. If two POD implementations are included on the FPGA,
each will have identical RLS phase estimators and co-ordinate conversion sections.
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Figure 19: Parallel Code Implementation Showing Code Reuse Issues
Code for these sections can be shared as described below.
To optimise FPGA code even further, LabVIEW provides the option to make
SubVI's (functions) `re-entrant'[33]. This means that only one instance of the SubVI
actually exists on the FPGA hardware and calls are made to this, same VI. One
limitation of this is that simultaneous calls to the same section of code have to be
queued and cannot be executed in parallel. The alternative approach is to create an
independent section on the FPGA hardware for each instance of the SubVI. This
means that if two parallel POD implementations are made on the FPGA, each will
have a diﬀerent section of FPGA hardware devoted to each SubVI. The RLS phase
estimator of POD-1 and that of POD-2 will be diﬀerent and independent. This
allows for true parallel execution of code, however, the trade-oﬀ is that more FPGA
resources are used.
Initially, the method chosen was to make each SubVI, re-entrant. This meant
that parallel POD implementations shared the same section of physical FPGA hard-
ware. When tested, this implementation was found to produce unexpected results
at the output. On analysis, the culprit was the memory elements implemented in
the SubVI's. The memory elements were used for numerical implementations of
functions such as integration. This means that the value generated in the previous
cycle of code execution is stored and used in the present cycle. This created a prob-
lem when parallel POD algorithms are executed as the data from one algorithm gets
used in the other (see Figure 19). This is because the actual SubVI implementation
is on the same, physical FPGA hardware. This method was ultimately discarded for
all sections of code that used memory elements. This limits the number of parallel
algorithms that can be executed on the FPGA.
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4 Test Setup, Development & Results
The power oscillation damper (POD) developed for the cRIO was tested using four
diﬀerent input signals. The test method consisted of two steps:
1. Oine simulation to verify that the POD parameters were correct and the
algorithm was functioning properly
2. Real-time HIL (Hardware In-the-Loop) test
This two step method was followed for only two of the inputs, active power and
current magnitude. Only real-time simulations were performed for the other two
inputs, voltage magnitude diﬀerence and voltage angle diﬀerence. The Phasor POD
design separates the oscillatory part from the average value of the input signal and
thus it can be used with diﬀerent input signals. Using a PMU/PDC data stream
provides ﬂexibility in selection of input signals. The diﬀerent signals available on a
typical PMU stream are:
1. Line Voltages
2. Phase Voltages
3. Phase Currents
4. Current and voltage angle diﬀerences
5. Active Power
6. Reactive Power
7. Apparent Power
8. Frequency
By combining data from multiple PMU's, diﬀerences can be computed between
variables at two diﬀerent network locations. This fact is exploited when using voltage
magnitude and angle diﬀerences as inputs to the POD. In the case of this particular
thesis, where an SVC is used to control the line voltage, the only quantity that cannot
be used as a control input is the line voltage magnitude at the SVC location. If this
voltage is to be used as an input signal to the POD, the controller design will have
to be modiﬁed to include a feed-forward element as well. This thesis investigates
the use of the active power, positive sequence current, voltage magnitude diﬀerence
and voltage angle diﬀerences as inputs to the POD.
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4.1 Active Power as Input
The original work (reference) of the Phasor POD development used active power as
an input. In this case, the POD settings used in the SIMULINK model are listed
in Table 2. For the purposes of comparison, a simulation was run in SIMULINK
with only the POD providing damping. The test was identical to that used in all
the other tests (a 5% change in the voltage reference point of machine M1). The
result is shown in Figure 20. It can be observed that the power signal does not
show only the 0.64Hz mode but also other modes. The system in 11 has a total of
ﬁve stabilizing elements: four Power System Stabilisers (PSS, one for each machine)
and the POD attached to the SVC (all shown in green). This simulation used only
the Phasor POD algorithm to damp the oscillations caused due to a disturbance.
All other damping elements (PSS at each machine) were disabled. For comparison
purposes, the scenario with only the PSS's damping the oscillations (and no POD)
is presented in Appendix A.1.
Figure 20: Damping achieved in SIMULINK using a simulated POD
Table 2: POD Parameters used in SIMULINK : Active Power Input
Search Frequency ωCS 2pi0.64
Phase Correction α1 pi2
Gain - 0.0005
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needed to be changed. The limits imposed by the analogue outputs of the RT
simulator and also the limits of the cRIO output modules constrained the signal
magnitude to within these limits at both these stages. The real-time simulator was
not capable of producing an output greater than 16V in magnitude. The simplest
solution was to use p.u. values of currents and voltages and to scale them up (or
down) as needed. The analogue output module on the cRIO was also limited to a
signal magnitude of 10V. This required scaling down the signal (or up, depending
on input) so that all possible values fell within the 10V range.
The values used in the cRIO POD are listed in Table 3. The large amplitude
of oscillations from the power signal are scaled down with a small gain. Also, note
that the phase correction is diﬀerent from the pi/2 used in the SIMULINK imple-
mentation.
Table 3: POD Parameters used in cRIO
Search Frequency ωCS 2pi × 0.64
Phase Correction α1 2.32
Gain - 0.00045
Due to the scaling factor used on the cRIO, the signal generated was limited
to +/-10V. To account for this, the signal was multiplied by a scaling factor in
SIMULINK before being fed to the SVC (see Figure 22). The scaling factor used
was 1700 when using active power as an input signal. This value was determined by
observing the magnitude of the damping signal generated by the SIMULINK POD
and calculating the scaling factor required to bring the cRIO-POD's damping signal
to the same magnitude.
Figure 22: POD Signal Scaling in SIMULINK
The results obtained are shown in Figure 23.
Note that the time delay between the onset of the disturbance and the cRIO
output is clearly visible. Damping is limited using this method, due to the fact that
as the oscillation magnitude decreases, the POD reacts to noise. This signal gets
added to the SVC's reference control signal and will result in a small but random
valued & persistent disturbance. This can be seen towards the end of Figure 23.
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Also, as expected, both the power signal and the generated damping signal show
modes other than the 0.64Hz inter-area mode. This behaviour is identical to that
observed in the oﬀ-line simulation depicted in Figure 20.
Figure 23: Damping with HIL POD (using active power)
4.3 Current Magnitude as Input
The POD in the SIMULINK model was modiﬁed to operate on the positive se-
quence current magnitude as an input. Since the magnitude of oscillations in the
current signal is smaller in magnitude than in the power signal, the parameters of
the POD algorithm were changed. The gain, in particular, needs to be much higher
than the gain used with the active power signal. The phase compensation needed
was computed simply by monitoring the phase angle between the current and the
original power signal. The gain required was determined iteratively, by searching
for when an increased value of gain would lead to instability instead of damping.
The parameters determined from this exercise are listed in Table 4.
Table 4: POD Parameters used in SIMULINK (Posotive Sequence Current as Input)
Search Frequency ωCS 2pi × 0.64
Phase Correction α1 pi2
Gain - 75
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To verify the working of the modiﬁed POD and to generate a reference scenario,
an oﬀ-line simulation was conducted. As with the case of active power, all stabi-
lization elements were removed from the system except the POD. In this case, the
eﬀect that the POD alone has on system performance is studied. The results are
shown in Figure 24.
Figure 24: Ideal damping scenario with Current Magnitude as input (SIMULINK)
It is interesting to note that the local modes are not as prominent when using
the current signal as they are when using active power. As with the previous case
of active power, these exact parameters cannot be used with the cRIO POD. Mod-
iﬁcations were needed in the gain and phase parameters. The phase correction was
determined iteratively. The gain values were selected by considering the analogue
limits imposed by the hardware used. The parameters used in the cRIO POD are
listed in Table 4.3.
Table 5: POD Parameters used on cRIO (Positive Sequence Current as Input)
Search Frequency ωCS 2pi × 0.64
Phase Correction α1 2.35
Gain - 0.025
As explained previously, the signal generated by the cRIO was limited to 10V in
magnitude. Before applying this signal as a supplementary input to the SVC model
in the real-time simulation, it was scaled up. Since the oscillation magnitude in the
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current signal was smaller than in the active power signal, the cRIO's signal was
scaled up by a factor of 1880 (see Figure 22). Note that though the ideal phase
shift required with both the active power and current is pi/2, the actual values used
on both the cRIO implementation are almost identical (2.32 & 2.35) but neither is
exactly equal to pi/2. This can be justiﬁed on the basis of time delay. The results
of this test are shown in Figure 25. From Figure 25, it is also interesting to note
that the overshoot of the response is lower than in the case when active power was
used as an input. Also, the perturbations introduced by the noise in the controller's
input signal are smaller (with current input) and allow for the system to reach a
more stable point than possible when using active power as the input. This could
be justiﬁed in one way by thinking of the active power as being the product of
current and voltage and hence the product of two noise sources. Current, on the
other hand is only one noise source and produces a more stable signal with less noise.
Figure 25: HIL Test : Damping Achieved with cRIO
4.4 Other Inputs
Using data from a PMU stream as a controller input provides ﬂexibility in selecting
an input signal. Even greater ﬂexibility can be achieved by using data from another
location in the power network. Besides active power and current magnitude, two
other inputs were tested with the developed controller, viz. Voltage Phasor Mag-
nitude Diﬀerence and Voltage Phasor Angle Diﬀerence. While active power and
current magnitude require only one PMU for data, computing a diﬀerence requires
a second PMU's data. The second PMU's measurement point was the end of Area
2. Both measurement points are marked in Figure 12. Both tests were carried out
solely with the hardware controller to illustrate its ﬂexibility. No comparisons are
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made with SIMULINK simulations as these were not carried out.
4.4.1 Voltage Phasor Angle Diﬀerence
The voltage angle diﬀerence between the two areas was selected as a possible input
for the POD. In the oﬀ-line simulations performed, some observations were made.
The ﬁrst major problem was that angle measurements are limited to 0-2pi radians
or −pi to +pi radians. When reporting the value of voltage angle diﬀerence, values
outside this range are wrapped around to the other end. This causes sudden jumps
in the measured angle diﬀerence. A simple solution to this problem is to unwrap
the phase, ensuring continuity when such jumps occur.
A more serious problem was with the amplitude of oscillations that could be observed
in the voltage angle diﬀerence signal. With an instantaneous oscillation amplitude
of 30MW in the active power signal, the oscillation magnitude in the voltage angle
diﬀerence signal was 0.002 radians (see Figure 26). Amplifying such a small signal
presents new problems such as ampliﬁcation of noise.
However, contrary to what was expected, the performance of the controller using
voltage angle diﬀerence as a damping input was better than expected. It must be
noted that the gains required here were signiﬁcantly higher than in the other cases,
however, this did not lead to ampliﬁcation of noise. Since the signal generated by the
cRIO POD was very small in magnitude, the gain used in Simulink, before inserting
this signal into the SVC, was very large. Compared to the 1700 used with active
power, the gain (scaling factor) used in this case was 4500. The other parameters
used were determined iteratively and are listed in Table 6
Table 6: POD Parameters used on cRIO (Voltage Angle Phasor Diﬀerence as Input)
Search Frequency ωCS 2pi × 0.64
Phase Correction α1 0.4
Gain - 75
From Figure 27, it is obvious that the dominant mode is the 0.64Hz inter-area
mode. Other modes are not as prominent as when using the active power and cur-
rent signals as inputs and are barely visible. From a preliminary observation, this
could be one of the most signiﬁcant reasons for the performance with this input
being better than all the others. This conﬁrms the mathematical analysis presented
in [12]. Also evident from Figure 27 is that the power signal (upper plot) moves
steadily towards stability and does not show the eﬀects of noise visible when using
other inputs. When allowed to run for extended periods, the performance of the
controller in this case produces a steady state very close to that achievable when
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Figure 26: Oscillation observable in Voltage Angle Diﬀerence Signal
Figure 27: Damping Achieved using Voltage Angle Diﬀerence as HIL-POD Input
using a POD running entirely in Simulink.
As evidence that the cRIO-based POD was actually able to generate a damp-
ing signal in real-time, Figure 28 shows the voltage output of the cRIO-POD, as
measured on an oscilloscope. This is the damping signal generated when using the
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voltage angle diﬀerence as the POD's input. This damping signal is fed back to
the SVC model, running in the real-time simulator, as a supplementary control sig-
nal. It can be clearly observed that the damping signal is decreasing in magnitude
with time, indicating that the cRIO-based POD is indeed eﬀective at replicating the
functional behaviour of the simulated POD. Also, identical to the results presented
previously, the dominant mode is the 0.64Hz inter-area mode.
Figure 28: Damping Signal Generated by cRIO as Measured on an Oscilloscope
4.4.2 Voltage Magnitude Diﬀerence
The magnitude of the voltage diﬀerence between Area 1 and Area 2 could also be
used as a damping input to the POD. Since this will also require a second set of
PMU measurements, two measurement points were selected. These are identical
to those used in the previous case and are as marked in Figure 12. Similar to the
previous section, the parameters used on the cRIO are listed in Table 7. The value
of the gain used in SIMULUNK, to scale the cRIO generated signal up was 2000.
This is smaller than the value used with the voltage angle diﬀerence as input.
The results obtained with this input are shown in Figure 29. It can be observed
that the dominant mode has a frequency of 0.64Hz and similar to the previous case
with Voltage Angle diﬀerence, other modes are not very visible. Also, the eﬀect
of noise on the signal is not as great as when using active power as an input. As
with the previous case, the active power plot (upper plot) is able to move towards a
steady state where the eﬀects of noise are not very prominent. The one signiﬁcant
diﬀerence between this and the previous case (with Voltage Angle Diﬀerence) is the
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Table 7: POD Parameters used on cRIO (Voltage Magnitude Diﬀerence as Input)
Search Frequency ωCS 2pi × 0.64
Phase Correction α1 pi
Gain - 1
Figure 29: Damping Achieved using Voltage Magnitude Diﬀerence as HIL-POD
Input
magnitude of the overshoot. This is visible in the response of the POD algorithm
whose peak is 4.9V in this case versus 2.03V in the case with Voltage Angle Diﬀer-
ence. Further analysis is required to understand this behaviour.
4.5 Comparison between HIL Tests Using Active Power &
Current
Oﬀ-line analysis indicated that though the active power signal could achieve damp-
ing, it led to multiple modes appearing in the power signal. The current magnitude
provided damping performance comparable to that achieved with the active power
as an input. However, using the current as an input produced secondary modes
that were smaller in magnitude. With HIL (Hardware in the loop) tests, this was
conﬁrmed. Better damping was achieved using current magnitude as a POD input
compared to the active power. The time required for oscillation magnitude to be
limited to 5% of the ﬁnal value was less when using the current magnitude as an
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input. Also, the oscillations magnitude in the damped signal were smaller in mag-
nitude. Most importantly, although oﬀ-line simulations indicated that both active
power and current magnitude were able to stabilise the system, with no oscillations
visible in the active power signal, this was not the case when the HIL results were
analysed. This behaviour can be attributed to the eﬀect of noise. When using active
power as an input, noise in both the analogue current and analogue voltage mea-
surements aﬀect the computed power signal. The current magnitude contains only
one noise source. This was veriﬁed by computing the SINAD (signal to noise and
distortion) ratios in both cases (active power & current). The computations were
performed in LabVIEW by taking the last 100 data points from the POD's response
plot. The SINAD is generally deﬁned as [26] :
SINAD =
PSignal + PNoise + PDistortion
PNoise + PDistortion
(4)
From this deﬁnition, a higher value of the SINAD indicates less noise. The re-
sults of this are below.
Input SINAD (dB)
Active Power 25.5643
Current 34.7579
A comparison of the controller's performance with the four parameters used
(active power, current magnitude, voltage magnitude diﬀerence and voltage angle
diﬀerence) is presented in Appendix A.3.
4.6 Tests with diﬀerent FPGA Cycle Times
The OPAL RT simulator reads data at its analogue input terminals every 50µs.
Data is generated by the cRIO at this same interval. Precise synchronization is not
required because the cRIO will hold the analogue output value until the next value
is generated. The cycle time (loop rate) of the POD algorithm on the FPGA could
be changed by a simple software setting. Operation of the algorithm was checked
for three diﬀerent values of the loop rate: (i) 15µs (ii) 25µs and (iii) 50µs.
The result with a 15µs loop rate is shown in Figure 30. Since the FPGA update
rate and the OPAL RT read intervals are not synchronized nor multiples of each
other, transitional values are repeatedly read which distorts the signal. The perfor-
mance of such a controller cannot be directly compared with that of a simulation as
the time step sizes are not the same.
Figure 31 shows the result with a 25µs loop rate. Here, signal distortion is not
as large as with the 15µs step size. This is because 25µs is a multiple the OPAL RT
sampling interval (50µs). However, signal accuracy will not exceed that of the 50µs
step size as every second value is lost. The fact that this ﬁgure shows the oscillation
magnitude is simply due to poor tuning. A controller running at this time step can
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Figure 30: Operation with 15µs FPGA step size
adequately perform by proper tuning the algorithm's parameters. This argument is
valid for time step sizes that are multiples of the simulation time step. A hardware
controller running at a 100µs time step will also function properly.
Figure 32 shows operation with a step size of 50µs. Here, damping of the power
Figure 31: Operation with 25µs FPGA step size
signal is obtained which is why the signal magnitude progressively decreases. The
fact that the controller is able to damp the oscillations in this case is not due to the
fact that the simulation and the hardware controller are running at the same time
step.
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Figure 32: Operation with 50µs FPGA step size
4.7 Controller Time Delay Analysis
The response of the hardware based POD diﬀers from that of the simulated POD
in several ways. Among these are noise, harmonic content and scale. The time
taken for the signal to travel from the simulator to the POD is also signiﬁcant. For
each step that the signal must pass through, a time delay is introduced. The delay
introduced at each stage can be deterministic or stochastic.
The real-time data path is shown in Figure 21.
Certain sections of this process have ﬁxed signal propagation delays, for example:
• D/A and A/D conversion at the OPAL simulator interfaces
• Signal Ampliﬁers
• PMU (Sampling analogue voltages and generating a digital stream)
• PDC combining PMU streams and generating output stream
• FPGA execution speed (50µs, known and constant)
The data path also includes several stages where data is transferred over a con-
ventional TCP/IP network. The network delay forms a variable component of the
total delay. Another signiﬁcant source of delay is the computer used to unwrap the
PMU data stream and extract the raw measurement data. Depending on the soft-
ware used, this delay can vary from a few milliseconds to several tens of milliseconds.
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The reason for this variable delay is due to the non-real time design of a typical PC
OS.
In this particular controller design, LabVIEW code is used to stream data extracted
from the PMU stream to the cRIO POD. This consists of a loop taking extracted
data and then publishing it to a NI Shared Variable[27]. The function calls to the
shared variable engine take diﬀerent amounts of time to execute depending on the
size of the data being published. The design of the shared variable also includes a
10msec delay [27] in addition to the network transport delay. The sum total of the
delay on the workstation computer thus consists of three factors:
1. Time taken to extract data from PMU stream
2. Time taken for LabVIEW code to process extracted data
3. Time taken to publish data to the communication network (shared variable)
Since individual delays cannot be measured, the total delay for the entire com-
munication process was measured. This was done by logging data at the OPAL
RT simulator. The measurement point used was the application of a 5% voltage
disturbance. This produced a sudden jump in the active power and POD damping
signals. For a detailed explanation of this process, see Appendix A.2
To measure the total delay introduced by the HIL setup, timestamped data
would be required at all steps of the process. However, since the data path includes
a workstation PC which is not running in real-time and has no GPS synchronisation,
time-stamping data passing through the PC would not be possible. The PMU's and
the PDC both record time stamped data. Unfortunately, these were the only two
points in the entire loop where data was time stamped. This posed a problem to
accurately measure the signal delay introduced by each component of the test set-up.
Soultion
A method was devised to get a reasonable sense of the time taken by data to ﬂow
from the simulator, through the entire HIL set-up and back. This involved sending a
periodic `heartbeat' signal through the entire set-up (see Figure 34). This signal was
sent as an analogue output from the OPAL RT simulator and then travelled through
the entire HIL setup before being recorded at the input of the OPAL RT simulator.
Data at the OPAL RT simulator could be captured, both at the inputs and the
outputs. By measuring the delay between the start of the pulse at the output of
the simulator and the start of the same pulse at the input, the total delay could be
estimated. This method allows for estimation of the total signal delay without the
need for timestamped data.
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Figure 33: Measuring the total signal delay
The PMU posed a problem as the heartbeat signal could not be used as is. The
PMU would detect the signal an one (or more) parts of a three phase signal and
generate a phasor accordingly. The phasor generated would not resemble the input
to the PMU. Further, when this phasor is received by the POD, its response would
further modify the signal. As a result of these two processes, the signal read at the
inputs of the OPAL RT simulator would bear little resemblance to the original signal.
Figure 34: Periodic `Heartbeat' signal
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This method was modiﬁed so that the `heartbeat' signal was added as a dis-
turbance in one of the machines in the two area system. If the voltage reference
set point of the generator excitation system is changed, the generator active power
output changes accordingly. The heartbeat signal was added as a 10% voltage ref-
erence change to the excitation system reference of machine M1 (in Figure 11). The
disturbance in the active power would produce a response from the POD running
in SIMULINK (i.e. on the simulator). Since the HIL implementation of the POD is
identical to that in SIMULINK, the POD running on the cRIO would also produce
an identical response. A delay will exist in the starting points of these two responses.
This diﬀerence will be equal to the signal propagation delay through the entire HIL
network.
Figure 33 shows an illustration of the time delay between the onset of a damping
signal on the simulated POD (in SIMULINK) and that from the cRIO. This was
for the onset of one of the `heartbeat' pulses described above. Multiple pulses (8 in
total) were applied and the delays calculated for each of them. This data is listed
in Table 8. Maximum and minimum delay values are indicated in bold.
Table 8: Signal Propagation Delay Calculation
Pulse
Number
Simulated
POD
Response
Start
(s)
cRIO
POD
Response
Start
(s)
Time
Delay
(ms)
1 60.01 60.275 265
2 70.04 70.35 310
3 80.02 80.265 245
4 90.04 90.37 330
5 100.04 100.35 310
6 110.03 110.285 255
7 120.05 120.26 210
8 130.02 130.36 340
From this data, it is obvious that the start point of each of the pulses was almost
exactly 10 seconds apart. The small diﬀerences in the start times of the SIMULINK
POD's response is due to measurement errors. However, the start point of the cRIO
POD's response diﬀers signiﬁcantly from one pulse to the next. The diﬀerence be-
tween the cRIO POD's start time and the start time of the SIMULINK POD's
response gives a good indication of the total time delay taken for signals to travel
through the entire HIL setup. The average signal propagation delay was calculated
to be 283.1ms based on this data. The standard deviation was 0.046s. The stan-
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dard deviation is not zero. This can be justiﬁed by the fact that the workstation
computer which performs the function of unwrapping the PMU data and passing it
to LabVIEW, is not running a real-time operating system. The delay introduced
by this computer is variable. The actual delay depends on the processor load as the
operating system is designed to be multi-tasking. There is also the fact that TCP
network communication introduces a variable delay however this variation is not as
signiﬁcant as that introduced by the computer.
This amount of delay requires a phase shift in the controllers output. As men-
tioned before, this phase shift has to be calculated using the 0.64Hz oscillation (or
damping signal). Here, 0.64Hz, or a cycle time of 1.5625s will correspond to a phase
of 2pi. Using this, a delay of 283.1ms corresponds to a phase shift of 0.3623pi radians.
This is merely an averaged value and the actual phase compensation was closer to
pi/2 in most cases.
With the same magnitude and disturbance introduced in the test system, it can
be observed that the hardware POD (on the cRIO) takes signiﬁcantly longer than
the simulated POD. The signal time delay of 283ms is the chief reason for this. This
time delay corresponds to a little more than 14 cycles (at 50Hz) before damping
action is initiated by the controller. During this time, the disturbance magnitude
(and hence the oscillation magnitude) increases continuously. The simulated POD
(in SIMULINK) on the other hand commenced damping action as soon as the distur-
bance is applied. The hardware-POD has to damp oscillations that are signiﬁcantly
higher in magnitude than the simulated POD has to.
See Appendix A for an illustration and a more detailed explanation.
4.8 Other Issues During Testing
Besides the problems faced during the development of the cRIO POD code, numer-
ous other problems were faced. Three, along with their solutions are listed here.
4.8.1 Noise
The setup described above was initially planned to be used without any signal
ampliﬁcation. Low-level signals taken directly from the real-time simulator would
be wired to the PMU's. However, the levels of noise in these signals prevented
their use. This problem was further compounded by the fact that the PMU input
modules were rated for 0-300V and 0-10A. Applying a voltage signal with a 10V peak
amplitude to a measuring device rated for a peak of 300V would result in signiﬁcant
measurement errors (see Figure 35). A similar argument can be made for the current
measurement inputs. When both inputs were combined to generate a power signal,
the noise level was further increased. This prohibited the controller from operating.
An argument can be made for using input modules with higher resolution and better
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noise ﬁltering. While this is true, typical power system instrument transformers
(CT's13 and VT's14) produce secondary signals that are of the 0-300V range for
voltage and between 0-5A (or greater) for current. The argument for using input
modules with these ranges is thus justiﬁed.
Figure 35: Noise Visible in Low-Level Signal With Average Value of 0V
4.8.2 Necessity for Signal Ampliﬁcation
The conclusion of the argument made above is that signal ampliﬁcation is necessary,
for both the currents and the voltages. Using analogue signal ampliﬁers greatly
improved the signal to noise ratio. However, this did not completely eliminate
noise. As can be seen in Figure 36, the signal generated is not completely smooth
and still includes eﬀects of noise. Using signal ampliﬁers also adds to the overall
signal delay however this component of the delay is constant and deterministic. This
requirement of signal ampliﬁcation arose as the outputs of the Real-Time simulator
were low level signals. When a PMU is used in a real power system and is connected
to the secondary of instrument transformers (CT's and PT's) signal ampliﬁcation
should not be necessary.
4.8.3 Variable Time Delays
The variable nature of the time delay was the most signiﬁcant problem faced dur-
ing the testing of the HIL controller. A constant time delay can be measured and
compensated for using an appropriate phase shift. A delay that is variable can nei-
ther be measured nor compensated for eﬀectively. Determining the eﬀectiveness of
the controller using diﬀerent inputs became a tedious task as comparisons were not
13Current Transformer
14Voltage/Potential Transformer
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Figure 36: Power Signal Generated Using Ampliﬁed Data
straightforward or direct. A higher time delay would reduce the damping eﬀective-
ness of an input and contradict simulation results. To counteract this issue to some
extent (although not completely) all inputs were tested with the controller during
a single run. This was done under the assumption that the delay would not suﬀer
large excursions during each experiment.
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5 Summary & Conclusion
This thesis has analysed a Phasor based oscillation damper originally developed
for SIMULINK. It has also successfully replicated the behaviour of the SIMULINK
design using a hardware based (NI cRIO) prototype which receives input data via
synchrophasors. This hardware based prototype was also tested using a real-time
simulator running an unstable two-area network and was capable of stabilising the
power system. The prototype developed also served to demonstrate that the damp-
ing algorithm is eﬀective in a real-world scenario with noise and communication de-
lays. Further, to demonstrate the ﬂexibility of the synchrophasor based design, the
prototype's operation was demonstrated using various inputs such as active power,
current magnitude, voltage magnitude diﬀerence and voltage angle diﬀerence.
The phasor based algorithm also adds to ﬂexibility as the only network-speciﬁc
input needed is the oscillation frequency. Such a system can be easily deployed in a
real-life power system in conjunction with a FACTS device.
Future Work
The ﬂexibility that synchrophasor data brings to the POD application opens tremen-
dous scope for improvement of this design.
The prototype demonstrated in this thesis relied on manual (operator) input to se-
lect an input signal. This process can be automated so as to select a signal with
the highest observability of a given oscillation mode. The required computations for
this can be performed locally, on the micro-controller. Further automation is also
required with the phase compensation section of the Phasor POD algorithm. By
using time stamped data at all states of the real-time data ﬂow, the micro-controller
can be used to monitor the signal propagation delay in real-time. Once this value
of delay is known, it can be used to calculate the required phase compensation for
a given input signal. This will also have the advantage of being able to switch to an
alternate damping signal when the delay crosses unacceptable thresholds.
The present design incorporates a workstation computer in the loop which does
not run a real-time operating system. The only purpose of this computer is to ex-
tract raw measurement data from the PMU synchrophasor stream. This can be
performed more eﬀectively in real-time on the micro-controller running the POD
algorithm.
The most substantial cost of the present design are the hardware and software
platforms. This prototype has used software and hardware from National Instru-
ments, both of which are proprietary platforms. A cheaper and more standardized
platform can be designed by porting the POD code to an open hardware platform
such as the Arduino or the Raspberry PI.
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A Additional Data Plots
A.1 Damping Performance with PSSs at Each Machine
Figure B1 shows the damping response with a PSS installed at each of the four
machines in the Two Area Test System[15]. The disturbance is a 5% change in the
voltage reference, for 200ms applied at Machine M1 (See Figure 8) in the Two Area
Test System. This response depicts the power transfer from Area 1 to Area 2. The
only damping elements were the PSS's attached to each machine. No Phasor POD
or SVC are used in this model. This response displays two important characteristics.
One, the overshoot at the point of application of the disturbance is the smallest of
all the tests performed. Two, the time required for the response to settle to within
1% of the ﬁnal value (433MW) is under 5s (approx 4.2s). This is the best damping
performance that can be achieved with the PSS parameters used in this model.
Figure B1: Damped Response to Disturbance with PSS at each machine
A.2 Time Delay in the HIL Test Set-up
Figure B2 shows (from top to bottom)
• Active Power signal with periodic disturbance
• Simulink POD's response to periodic disturbance
• HIL POD's response to periodic disturbance
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This explanation follows from the section on Page 48. The disturbance in the
reference voltage setting of Machine M1 causes a surge in active power ﬂow. This
is followed by a the reference being restored to the original value. The duration of
the disturbance can be varied and 1s is used in this case. The disturbance pulse
repeats every 10s. It can be observed that the damping elements in the system (PSS
together with POD) are able to achieve signiﬁcant damping in this 9s period and the
system is close to stability. At the end of the 10s period, when the next disturbance
pulse is applied, the system response is almost identical to the previous cycle, with
a negligible increase in the disturbance magnitude.
A damping signal will be generated at two diﬀerent locations. One is by the
POD model running in the real-time Simulink simulation (middle plot). The other
will be generated by the POD running on the cRIO, receiving data through the HIL
set-up (bottom plot). Both responses will be identical in nature (not magnitude).
The only diﬀerence will be that the HIL POD's response will be slightly delayed
compared to the Simulink version. This delay can be measured by comparing the
starting points of the two responses.
The HIL set-up is not completely deterministic and includes elements that in-
troduce a variable time delay. The delay from one pulse to the next will never be
constant and will keep varying depending on diﬀerent factors explained on Page 48.
A.3 Controller Performance with Diﬀerent Inputs
Figure B3 shows the damping signal generated as a response by the POD running
on the cRIO. Each signal was generated using a diﬀerent damping input. From top
to bottom, in Figure B3 they are Active Power, Current Magnitude, Voltage Pha-
sor Magnitude Diﬀerence and Voltage Phasor Angle Diﬀerence. For the purpose of
comparison, the time taken by each of these responses to reduce to and be limited
to within +/-1V is recorded in Table B1. From this data, it is obvious that the
performance is best with the voltage angle diﬀerence as input. Also, from Figure
B3 it can be observed that the overshoot when the disturbance is applied is the
smallest when the voltage angle diﬀerence is used as an input. Also, the peak of
the response progressively decreases, i.e. from active power to current magnitude
to voltage magnitude to voltage angle diﬀerence. This supports the mathemati-
cal analysis presented in [12] An elementary analysis of the responses is presented
in Figures B4, B5, B6 and B7, which depict the frequency spectra of each of the
responses. Note that all responses except that with active power show only one
dominant mode which is close to the expected 0.64Hz inter-area mode. The con-
troller's response with active power (Figure B4) shows several modes each of which
contribute to distort the generated damping signal.
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Figure B2: Periodic Disturbance to Calculate Signal Propagation Delay
Table B1: Response Settling Time Comparison
Input to
POD
Response
Start
Time (s)
Response
Constrained
to
+/-1V (s)
Settling
Time
(s)
Active Power 232.5 244.5 12
Current Magnitude 274 289 15
Voltage Magnitude Diﬀerence 322.4 333 10.6
Voltage Angle Diﬀerence 375.3 382.8 7.5
61
Figure B3: HIL POD Response to Diﬀerent Inputs
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Figure B4: Fourier Analysis of Controller Response with Active Power Input
Figure B5: Fourier Analysis of Controller Response with Current Input
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Figure B6: Fourier Analysis of Controller Response with Voltage Magnitude Diﬀer-
ence Input
Figure B7: Fourier Analysis of Controller Response with Voltage Angle Diﬀerence
Input
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B Two Area Four-Machine Model Parameters
Common Generator Parameters used in Simulink Two Area Model (Similar to [10])
Table C1: Common Generator Parameters used in Simulink Two Area Model
Xd 1.8 X ′d 1.8 X
′′
d 0.25
Xq 1.7 X ′q 0.55 X
′′
q 0.25
Xl 0.2 Ra 0.0025 Kd 0
T ′d0 8s T
′
q0 0.4s - -
T ′′d 0.03s T
′′
q 0.05s - -
ASAT 0.015 BSAT 9.6 ψT1 0.9
N.B. All Parameters in p.u., on Generator Base
Step Up Transformer Impedance : 0 + j0.15
Transmission line parameters:
r = 0.0001 pu/km xl = 0.001 pu/km bc = 0.00175 pu/km Nominal Voltage : 230kV
Self-excited DC exciter Parameters (common to all generators):
KA = 20 TA = 0.055 TE = 0.36 KF = 0.125
TF = 1.8 Aex = 0.0053 Bex = 1.075 TR = 0.05
C Interface Screen-shots
Figure D1 shows the application interface running on the workstation computer.
The `Control Settings' Tab is shown. This is where the Phasor Power Oscillation
Damper parameters such as the search frequency, the phase shift and the gain are
entered. When these parameters are sent to the controller is determined by when
the user presses the `Update Control Conﬁgurations' button. The POD damping
input selection is also visible on the bottom left and is set to Positive Sequence
Voltage Diﬀerence in this case.
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Figure D1: Interface Running on Workstation Computer

μ
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E Setup Photos
Figure E1: Outline of the SmarTS Lab. Corresponding to Numbers: 1: Real Time
Simulator, 2: PDC Interface, 3: cRIO Tray, 4: Oscilloscope, 5: Analogue Signal
Ampliﬁers, 6: SEL Protection Relays
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Figure E2: cRIO 9081, With Voltage Module Mounted
Figure E3: cRIO9076, Functioning as PMU. Shown, from L to R : Voltage Input
Module, Current Input Module, GPS Module
